
TS2GIFD10 / TS4GIFD10 / TS8GIFD10 TS2GIFD10M / TS4GIFD10M / TS8GIFD10M

1" IDE FLASH DISK

Description

The 1-inch IDE Flash Disk is small in size, has a huge capacity and low power consumption making it perfect for use as a mobile storage solution in devices such as, Mobile Phones, PDA and GPS systems. This guide is written to provide general installation and handling information, please use it in conjunction with the Owner's Manual for your device or system.

Placement



Features

- RoHS compliant
- Fully compatible with 1.0-inch hard drive form factor and interface
- Non-volatile Flash Memory for outstanding data retention
- Built-in ECC (Error Correction Code) functionality and wear-leveling algorithm ensures highly reliable of data transfer
- Supports up to PIO Mode 6 and Ultra DMA Mode 4
- LED indicates usage status (Power and Data Access)
- Lower Power Consumption
- Shock resistance

Dimensions

Side	Millimeters	Inches
А	40.00 ± 0.30	1.575 ± 0.012
В	30.00 ± 0.20	1.181 ± 0.008
С	3.50 ± 0.50	0.138 ± 0.020

Specifications

Physical Specification				
Form Factor		1-inch HDD		
Storage Capacities		2 GB to 8 GB		
	Length	$30.0~0\pm0.20$		
Dimensions (mm)	Width	40.00 ± 0.30		
	Height	3.50 ± 0.50		
Weight		6 g		

Environmental Specifications			
Operating Temperature	0 °C to 70 °C		
Storage Temperature	- 40 °C to 85 °C		

Reliability	
Write/Erase Endurance*	> 2,000,000 cycles
Read Endurance	Unlimited
Data Reliability	Built-in 4 symbol correction ECC (per 512 bytes Sector)
Connector Durability	10,000 times

^{*} Note: Base on SLC Flash.

Interface Specification			
Jumper Settings No Jumper Setting (Default: Master mode)			
Drivers No Device Driver Required			
	ATA/ATAPI 5		
ATA Compatibility	* PIO Modes 0 – 6		
	Ultra DMA Modes 0 - 4		

^{*} Note: There is no -IOCS16 signal support and all Data Transfer is 16-bits in width.

Compliance and Warranty			
Compliance	CE, FCC and BSMI		
Warranty	2 years		

Pin Assignments

Pin No.	Pin Name	Pin No.	Pin Name
01	GND	02	DD10
03	DD9	04	DD2
05	DD8	06	DD1
07	-PDIAG : -CBLID	08	DD0
09	-DASP	10	DA0
11	-DMACK	12	DA1
13	DMARQ	14	DA2
15	IORDY : DDMARDY : DSTROBE	16	-RESET
17	-CSEL	18	VCC
19	VCC	20	INTRQ
21	-DIOW : STOP	22	-DIOR : -HDMARDY : HSTROBE
23	-CS1	24	-CS0
25	DD15	26	DD7
27	DD14	28	DD6
29	DD13	30	DD5
31	DD12	32	DD4
33	DD11	34	DD3
35	GND		

Pin Description


Pin No.	Signal	I/O*	Description
24, 23	-CS0, -CS1 (Chip select)	ı	These signals are used to select the Command Block and Control Block registers. When -DMACK is asserted, -CS0 and -CS1 shall be negated and transfers shall be 16 bits wide.
10, 12, 14	DA0 ~ DA2 (Device Address)	ı	This is the 3-bit binary coded Address Bus.
9	-DASP (Device active)		The device asserts this signal when active.
		I/O	The device will not be Device 1. During the reset protocol, the device will not assert this signal.
2~6, 8, 25~34	DD0 ~ DD15 (Device Data)	I/O	These signals are 16 bits bi-direction Data Bus between the host and the device. The DD(7:0) are used for 8-bit register transfers and ECC access.
22	-DIOR (I/O Read)		This is the strobe signal used by the host to read device registers or the Data port.
	-HDMARDY (UDMA ready)	ı	This is a flow control signal for Ultra DMA data-in bursts. This signal is asserted by the host to indicate that the host is ready to receive Ultra DMA data-in bursts. The host may negate HDMARDY- to pause an Ultra DMA data-in burst.
	HSTROBE (UDMA Strobe)		This is the data-out strobe signal from the host for an Ultra DMA data-out burst. Both the rising and falling edge of HSTROBE latch the data from DD(15:0) into the device. The host may stop generating HSTROBE edges to pause an Ultra DMA data-out burst.
21	-DIOW (Device I/O Write)		This is the strobe signal asserted by the host to write to the device register or the Data port.
	STOP (Stop UDMA Burst)	l	This signal shall be negated by the host prior to initiation of an Ultra DMA burst. Assertion of STOP by the host during an Ultra DMA burst signals the termination of the Ultra DMA burst.
11	-DMACK (DMA acknowledge)	ı	This signal is used by the host in response to DMARQ to initiate DMA transfer.
13	DMARQ (DMA Request)	0	For DMA data transfers. Device will assert DMARQ when the device is ready to transfer data to or from the host.
7	-PDIAG (Pass diagnostics)	I/O	Optional signal: The device will only be a Device 0. This signal may be asserted by Device 1 to indicate to Device 0 that Device 1 has completed diagnostics. Leave disconnected if not used.
16	-RESET	ı	Hardware reset signal from the host.

15	5 IORDY (I/O channel ready)		This signal is used to temporarily stop the host register access (read or write) when the device is not ready to respond to a data transfer request.
	DDMARDY (UDMA ready)	0	The device will assert this signal to indicate that the device is ready to receive Ultra DMA data-out burst.
	DSTROBE (UDMA data strobe)		When Ultra DMA mode DMA Read is active, this signal is the data-in strobe generated by the device.
17	CSEL (Cable select) Default: Not support	I	This pin is used to configure this device as Device 0 or Device 1. When this pin is grounded, this device is configured as Device 0. When this pin is High, this device is configured as Device 1.
20	INTRQ (Interrupt)	0	When this device is selected, this signal is the active high Interrupt Request to the host.
18, 19	VCC	Р	Power supply.
01, 35	GND	-	Ground.

* Note:

- "" An input from the host system to the device.
- "**O**" An output from the device to the host system.
- "I/O" An input/output (bi-direction) common.
- "P" Power supply.

Block Diagram



DC Characteristics

Symbol	Description	Min	Max	Units
l _{oL}	Driver sink current	4		mA
I _{oLDASP}	Driver sink current for DASP	12		mA
I _{oH}	Driver source current	400		μΑ
I _{oHDMARQ}	Driver source current for DMARQ	500		μΑ
I _Z	Device pull-up current on DD(15:0) and	-10	200	μΑ
	STROBE when released			
V_{iH}	Voltage input high	2.0	5.5	V
V_{iL}	Voltage input low		0.8	V
V_{oH}	Voltage output high at I₀H min	2.4		V
V_{oL}	Voltage output low at IoL min		0.5	V

AC Characteristics

Symbol	Description	Min	Max	Units
S _{RISE}	Rising edge slew rate for any signal		1.25	V/ns
S_{FALL}	Falling edge slew rate for any signal		1.25	V/ns
C_{host}	Host interface signal capacitance at the		25	pf
	host connector			
C_{device}	C _{device} Device interface signal capacitance at		20	pf
	the device connector			

TS2GIFD10 / TS4GIFD10 / TS8GIFD10 TS2GIFD10M / TS4GIFD10M / TS8GIFD10M

1" IDE FLASH DISK

Command Set

The following table summarizes the command defined in the ATAPI-5 specification and lists the commands supported by the TS2/4/8GIFD10.


No.	Command set	Code	FR ¹	SC1	SN ¹	CY1	DR ¹	HD ¹	LBA ¹
1	CFA Erase Sector(s)	C0h	_	Υ	Υ	Υ	Υ	Υ	Υ
2	CFA Request Extended Error	03h	_		_	_	Υ	_	
	Code						ĭ		
3	CFA Translate Sector	87h	_	Υ	Υ	Υ	Υ	Υ	Υ
4	CFA Write Multiple w/o Erase	CDh	_	Υ	Υ	Υ	Υ	Υ	Υ
5	CFA Write Sector w/o Erase	38h	_	Υ	Υ	Υ	Υ	Υ	Υ
6	Check Power Mode	E5h	_	1	-	1	Υ	١	_
7	Execute Device Diagnostic	90h	_	-	-	-	Υ	-	_
8	Identify Device	ECh	_	-	1	-	Υ	-	_
9	Idle	E3h	_	Υ	١	1	Υ	1	_
10	Idle Immediate	E1h	-	١	1	١	Υ	١	-
11	Initialize Device Parameters	91h	_	Υ	ı	1	Υ	Υ	-
12	NOP	00h	_	١	١	١	Υ	١	-
13	Read Buffer	E4h	-	١	1	١	Υ	١	-
14	Read DMA	C8h	_	Υ	Υ	Υ	Υ	Υ	Υ
15	Read Multiple	C4h	_	Υ	Υ	Υ	Υ	Υ	Υ
16	Read Sector(s)	20h	_	Υ	Υ	Υ	Υ	Υ	Υ
17	Read Verify Sector(s)	40h	_	Υ	Υ	Υ	Υ	Υ	Υ
18	Seek	70h	_	١	Υ	Υ	Υ	Υ	Υ
19	Set Features	EFh	Υ	O	1	١	Υ	١	_
20	Set Multiple Mode	C6H	_	Υ	-	-	Υ	١	_
21	Sleep	E6h	_	1	1	١	Υ	-	_
22	Standby	E2h	_	١	1	١	Υ	١	_
23	Standby Immediate	E0h	_	١	١	١	Υ	١	_
24	Write Buffer	E8h	_	١	-	-	Υ	١	_
25	Write DMA	CAh	_	Υ	Υ	Υ	Υ	Υ	Υ
26	Write Multiple	C5h	_	Υ	Υ	Υ	Υ	Υ	Υ
27	Write Sector	30h	_	Υ	Υ	Υ	Υ	Υ	Υ

Note 1: **FR** (Feature Register), **SC** (Sector Count Register), **SN** (Sector Number Register), **CY** (Cylinder Low/High Register), **DR** (Drive bit of Drive/Head Register), **HD** (Head No. bit0-bit3 of Drive/Head Register), **LBA** (Logical Block Address Mode supported). **Y**: Set up; -: Not set up; **C**: The register contains command specific data.

TS2GIFD10 / TS4GIFD10 / TS8GIFD10 TS2GIFD10M / TS4GIFD10M / TS8GIFD10M

1" IDE FLASH DISK

Ordering Information



The above technical information is based on industry standard data and has been tested to be reliable. However, Transcend makes no warranty, either expressed or implied, as to its accuracy and assumes no liability in connection with the use of this product. Transcend reserves the right to make changes to the specifications at any time without prior notice.



TAIWAN

No.70, XingZhong Rd., NeiHu Dist., Taipei, Taiwan, R.O.C

TEL +886-2-2792-8000 Fax +886-2-2793-2222

E-mail: sales@transcend.com.tw

www.transcend.com.tw

USA

Los Angeles:

E-mail: sales@transcendusa.com

Maryland:

E-mail: sales_md@transcendusa.com

www.transcendusa.com

CHINA

E-mail: sales@transcendchina.com

www.transcendchina.com

GERMANY

E-mail: vertrieb@transcend.de

www.transcend.de

HONG KONG

E-mail: sales@transcend.com.hk

www.transcendchina.com

JAPAN

E-mail: sales@transcend.co.jp

www.transcend.jp

THE NETHERLANDS
E-mail: sales@transcend.nl

www.transcend.nl

United Kingdom

E-mail: sales@transcend-uk.com

www.transcend-uk.com